We have fabricated ultra-narrow (sub-10 nm) short channel (100 nm) silicon (Si) nanowire transistors with atomically flat interfaces based on Si-onInsulator (SOI) substrates. The raised source and drain electrodes were patterned together with the gate electrode. The smaller threshold voltage in the narrower nanowire suggests self-limiting oxidation during the gate oxide formation.
Introduction
Due to the stronger immunities against short channel effects compared with FinFETs [1] , Si nanowire transistors have attracted significant interests for various applications [2] [3] [4] [5] [2] , single electron devices [3] , and quantum technologies [4] . However, fabrication of highly uniform sub-10 nm Si nanowires is still a big challenge even with the state-of-the-art large-scale manufacturing technologies.
In order to avoid line-edge roughness, we used tetramethylammonium hydroxide (TMAH) etching [5] to define Si nanowires with the atomically flat interfaces. The raised source and drain method is implemented to pattern source/drain electrodes and gate electrode at the same time.
Device Fabrication The device design and structure are shown in Fig. 1 . We used SOI wafers with the standard (100) SOI layer (100 nm) on the 145 nm-thick buried-oxide (BOX). The SOI layer was thinned to 24 nm before making the nanowire. The 21 nm-thick SiO2 layer was formed by oxidation for the hard-mask to pattern Si nanowires. The initial patterning was made by electron-beam lithography with a HydrogenSilsesquioxane (HSQ) layer as a resist. Then dry etching was implemented to etch the SiO2 layer down to 3.6 nm. The remaining SiO2 layer was removed by hydro-fluoric (HF) etching. The combination of dry etching and wet etching prevents the damage of the Si layer caused by dry etching. Subsequent TMAH etching was carried out to form triangle or trapezoid nanowires. The planar view of a nanowire was taken by Scanning Electron Microscope (SEM, Fig. 2 ). The narrowest Si nanowire after TMAH etching was 12.5 nm in width before gate oxidation. We found the 
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978-1-5090-4660-7/17/$31.00 ©2017 IEEE suspended SiO2 hard mask at the corners of the source and drain (Fig. 2) , which show the quasi-stable planes of (113) and (114) in addition to (111). We then oxidized the surface of Si nanowire to form a gate oxide layer. The nominal widths of the Si nanowires after oxidation were 1 nm, 21 nm and 71 nm respectively. Then the contact windows for source and drain were opened by dry etching. Subsequently, the polycrystalline-Si (Poly-Si) layer was deposited by low-pressure chemical vapour deposition (LPCVD). After doping the Poly-Si layer with phosphorus, we used electron-beam lithography and inductively coupled plasma (ICP) dry etching to make the source, drain, and gate electrodes simultaneously. The gate length was 100 nm. After deposition of the SiO2 layer by plasma-enhanced CVD (PECVD), metal contact windows were opened by wet etching, followed by Al/Ti layers deposition and patterning. The optical microscope image of the final device is shown in Fig. 3 .
Electrical Characteristics
We characterized the transport properties by using a semiconductor parameter analyser (B1500A, Agilent), and a probe station at room temperature. The background noise level was below 100 fA. We confirmed excellent sub-threshold characteristics (Figs. 4 and 5) . The narrowest device (nominal 1 nm width) showed an ON-current (Ion) of 342 nA (0.342 mA/μm) at 1.0 V. The variation of threshold voltages and sub-threshold slopes are shown in Figs. 6 and 7 against nominal Si nanowire width. The subthreshold slope in the narrowest device (nominal 1nm) was 60 mV/decade at the drain voltage of 1.0 V, which shown strong controllability [6] , since our device is nearly a gate-all around nanowire FET. We also found that the threshold voltage of the device with the nominal width of 21 nm was higher than the device with the width of 71 nm. This could be attributed to the quantum mechanical confinement and subsequent band-gap increase in the narrower transistor [7] . However, the threshold voltage of the 12.5nm transistor with the nominal width of 1 nm was smaller than the device with the width of 21 nm. This can be explained by self-limiting oxidation due to the strain in the nanowire [8] . We expect the actual width of the nanowire should be much larger than the nominal value. Conclusion We fabricated nanowire transistors with TMAH etching of Si to achieve atomically flat interfaces. The raised source/drain and gate electrodes were patterned simultaneously by dry etching. The threshold voltage shift due to quantum confinement was found in sub-100 nm MOSFETs. We found that self-limiting oxidation phenomenon occurred during gate oxidation. 
